Skip to main navigation menu Skip to main content Skip to site footer
ACI Avances en Ciencias e Ingenierías

SECTION C: ENGINEERING

Vol. 2 No. 2 (2010)

EOT sub-nanometric and degradation of mobility: moving towards a physical limit with modern manufacturing techniques?

DOI
https://doi.org/10.18272/aci.v2i2.35
Submitted
July 2, 2015
Published
2010-06-01

Abstract

In this article we investigate the major problem of the micro/nano-electronic: How to redu­ce the Equivalent Oxide Thickness (EOT) in the sub-nanometric range and improving the MOSFET performance? To reduce the EOT it is necessary that the semiconductor indus­try introduce the high-K material as the Hafnium (Hf) in the dielectric layer. However the Hf produces a reduction of the mobility and therefore a reduction of the MOSFET speed. We explain through a simple semi-empirical model this mobility degradation in order to familiarize the reader with the concept of mobility for the high-K MOSFET. Afterward we focus on two optimized processing methods for the EOT reduction yielding the best gate stack quality. These processing methods are the Fully-Silicide (FuSi) gate with HfSiON dielectric and the Metal Gate with HfO2 which are both "gate first" based integration sche­me. The important results we found is that first we can obtain a sub-1nm EOT in the both cases although it was thought impossible to make it with high thermal budget process such as the FuSi method. Second, the mobility degradation is very similar in the both case in spite of the very different chemistries we use to form the gate stack. We conclude that the modern deposition technique does not allow controlling the dielectric quality as of 0.8 nm and we suggest using the "gate last" based integration scheme to improve further the gate stack quality.

viewed = 691 times

References

  1. Arns, R. G. 1998. "The other transistor: early history of the mosfet." Engineering Sciences Educational Journal. 233-240.
  2. Kilby, J. S. 1976. "Applied the miniaturized electronic circuits." IEEE Transaction of Electron Devices. 23, 648-654.
  3. Moore, G. 1965. "Cramming more components onto integrated circuits." Electronics Magazine.
  4. Dennard, R. H., Gaensslen, F. H., Yu, H.-N., Rideout, V. L., Bassous, E., and Leblanc, A. R. 1974. "Design of ion-implanted mosfet"™s with very small physical dimensions." IEEE Journal of Solid-State Circuits. SC-9, n. 5.
  5. Wilk, G. D., Wallace, R. M., and Anthony J. M. 2001. "High-K gate dielectrics: current status and materials properties considerations." Journal of Applied Physic. 89, 5243-5275.
  6. Tsai, W., Ragnarsson, L.-A., Chen, P. J., Onsia, B., Carter, R., Cartier, E., Young, E., Green, M., Caymax, M., Gendt, S. D., and Heyns, M. 2003. "Comparison of sub 1 nm TiN/HfO2 with Poly-Si/HfO2 gate stacks using scaled chemical oxide interfaces." International Symposium on VLSI Technology.
  7. Ragnarsson, L.-A., Pantisano, L., Kaushik, V., Saito, S.-I., Shimamoto, Y., Gendt, S. D., and Heyns, M. 2003. "The impact of sub-monolayers of HfO2 on the device performance of high-K based transistors."IEEEInterna-tional Electron Devices Meeting (IEDM).
  8. Hiratani, M., Saito, S.-I., Shimamoto, Y., and Torii, K. 2001. "Effective electron mobility reduced by remote charge scattering in high-K gate stacks." Japanese Journal ofApplield Physic (JJAP). 41, 4521-4522.
  9. Kirsch, P. D., Quevedo-Lopez, M. A., Krishnan, S. A., Lee, B. H., Pant, G., Kim, M. J., Wallace, R. M., and Gnade, B. E. 2006. "Relationship of HfO2 Material Properties and Transistor Performance." IEEE International Symposium on VLSI technology, Honolulu, HI, USA, 1-2.
  10. Langenbuch, M., Bottini, R., Vitali, M., and Ghidini, G. 2005. "In situ steam generation (issg) versus standard steam technology: impact on oxide reliability." Microelectronics and Reliability. 45, 875-878.
  11. Shi, X. 2006. "Development of 300mm MOCVD HfSiOx process?" ECS Transactions, 3.
  12. Rothschild, A., Shi, X., Everaert, J., Kerner, C., Chiarella, T., Hoffmann, T., Vrancken, C., Shickova, A., Yoshi-nao, H., Mitsuhashi, R., Niwa, M., Lauwers, A., Veloso, A., Kittl, J., Absil, P., and Biesemans, S. 2007. "Achieving 9ps unloaded ring oscillator delay infusi/hfsion with 0.8 nm EOT." Symposium on VLSI Technology. 198-199.
  13. Kittl, J., Veloso, A., Lauwers, A., Anil, G., Demeurisse, C. , Kubicek, S., Niwa, M., Dale, M. J. H. V., Richard, O. , Pawlak, M. A., Jurczak, M., Vrancken, C., Chiarell, T., Brus, S., Maex, K., and Biesemans, S. 2005. "Scalability of Ni-FuSi gate processes: phase and Vt control to 30nm gate length" IEEE International Symposium on VLSI technology.
  14. Smedt, F. D., Vinckier, C., Cornelissen, I., Gendt, S. D., and Heyns, M. 2000. "A detailed study on the growth of thin oxide layers on silicon ozonated solutions." Journal of the Electrochemical Society. 147(3), 1124-1129.
  15. Kim, Y., Tuominen, M., Raaijmakers, I., deBlank, R. , Wilhelm, R., and Haukka, S. 2000. "Initial stage of the ultra-thin oxide growth in water vapor on Si<100>surface" Electrochemical and Solid State Letters, 3, 346.
  16. Yamamoto, W. D., Aoulaiche, M., Houssa, M., Gendt, S. D., Horii, S., Asai, M., Sano, A., Hayashi, S., and Niwa, M. 2006. "Electrical and physical characterization of remote plasma oxidized HfO2 gate dielectrics." IEEE Transactions on Electron Devices. 53, 1153-1157.
  17. Trojman, L., Ragnarsson, L.-A., O"™Sullivan, B. J., Ros-meulen, M., Kaushik, V, Groeseneken, G. G., Maes, H., Gendt, S. D., and Heyns, M. 2007. "High-K metal gate mosfet"™s: impact of extrinsic process condition on the gate stack quality - a mobility study." IEEE Transactions on Electron Devices. 54, 497-507.
  18. Severi, S., Anil, K. G., Pawlak, J. B., Duffy, R., Henson, K., Lindsay, R., Lauwers, A., Veloso, A., Marnef-fe, J. F. D., Ramos, J., Camillo-Castillo, R. A., Eyben, P, Dachs, C., Vandervorst, W., Jurczak, M., Biesemans, S., and Meyer, K. D. 2004. "Diffusion-less junctions and super halo profiles for pmos transistors formed by sper andfusi gate in 45 nm physical gate length devices." IEEE International Electron Devices Meeting (IEDM). 99-102.
  19. Hoffmann, T., Veloso, A., Lauwers, A., Yu, H., Tige-laar, H., Dal, M. V, Chiarella, T., Kerner, C., Kauerauf, T., Shickova, A., Mitsuhashi, R., Satoru, I., Niwa, M., Rothschild, A., Froment, B., Ramos, J., Nackaerts, A., Rosmeulen, M., Brus, S., Vrancken, C., Absil, P. P, Jurczak, M., Biesemans, S., and Kittl, J. A. 2004. "Ni-basedfusi gates: Cmos integration for 45nm node and beyond." IEEE International Electron Devices Meeting (IEDM).
  20. Takagi, S.-I., Toriumi, A., Iwase, M., , and Tango, H. 1994. "On the universality of the inversion layer mobility in Si MOSFET"™s: Part I - Effects of substrate impurity concentration."IEEE Transactions on Electron Devices. 41,2357-2362.
  21. Sodini, C. G., Ekstedt, T. W., and Moll, J. L. 1982. "Transistor charge accumulation and mobility in thin dielectric MOS." Solid State Electronic. 25, 833-841.
  22. San Andrés, E. S., Pantisano, L., Ramos, J., Severi, S., Trojman, L., Gendt, S. D., and Groeseneken, G. 2006. "RF Split capacitance-voltage measurements of short-channel and leaky MOSFET devices." IEEE Electron Device Letters. 27, 772-774.
  23. Ragnarsson, L.-A., Severi, S., Trojman, L., Brunco, D. P., Johnson, K. D., Delabie, A., Schram, T., Tsai, W., Groeseneken, G., Meyer, K. D., Gendt, S. D., and Heyns, M. 2006. "Electrical characteristics of 8 A EOT HfO2/TaN low thermal-budget n-channel FETs with solid-phase epitaxially regrown junctions." IEEE Transactions on Electron Devices 53, 1657-1668.
  24. Crag, R., Chowdhury, N. A., Bashkaran, M., Swain, P. K., and Misra, D. 2004. "Eletrical characteristics of thermally evaporated HfO2." Journal of the Electrochemical Society. 151,215-219.
  25. Hauser, J. R. and Ahmed, K. 1998. "Characterization of ultra thin oxides using c-v and i-v measurements." In proceeding Characterization and Metrology for ULSI Technology. 235.
  26. Trojman, L., Ragnarsson, L.-A., Pantisano, L., Lujan, G. S., Houssa, M., Schram, T., Cubaynes, F., Schae-kers, M., Ammel, A. V, Groeseneken, G., Gendt, S. D., and Heyns, M. 2005. "Effect of the dielectric thickness and the metal deposition technique on the moblilty for HfO2/TaN n-MOS devices." Microelectronic Engineering 80, 86-89.
  27. Fischetti, M. V., Neumayer, D., and Cartier, E. November 2001. "Effective electron mobility in si inversion layers in metal-oxide-semiconductor systems with a high-k insulator: The role of remote phonon scattering." Journal ofApplied Physics. 90, 4587-4608.
  28. Jeon, D. S. and Burk, D. E. 1989. "MOSFET electron inversion layer mobilities - a physically based semiempirical model for a wide temperature range." IEEE Transactions on Electron Devices. 36, 1456-1463.
  29. "The International Technology Roadmap for Semiconductors." www.itrs.org
  30. Garros, X., Besson, P., Reimbold, G., and Boulanger, F. 2008. "Impact of the crystallinity of high-K oxides on vt instabilities of nmos devices assessed by physical and electrical measurements." IEEE International Reliability Physic Symposium. 330-334.
  31. Lysaght, P. S., Foran, B., Bersuker, G., Chen, P. J., Mur-to, R. W., and Huff, H. R. February 2003. "Physicochemical properties of the HfO2 in response to rapid thermal anneal." Applied Physic Letters. 82,1266-1268.
  32. Schram, T., Ragnarsson, L.-A., Lujan, G., Deweerd, W., Chen, J., Tsai, W., Lander, R., Benson, K., Hooker, J., Vertommen, J., Meyer, K. D., Gendt, S. D., and Heyns, M. 2005. "Performance improvement of self-aligned HfO2/TaN and SiON/TaN n-MOS transistor." Microelectronic Reliability. 45, 779-782.
  33. Garros, X., Casse, M., Reimbold, G., Rafik, M., Martin, F. , Andrieu, F., Cosnier, V., and Boulange, F. 2009. "Performance and reliability of advanced high-K/metal gate stacks." Microelectronic Engineering. 86, 1609-1614.
  34. Pantisano, L., Trojman, L., Severi, S., Andres, E. S.,Ker-ner, C., Veloso, A., Ferain, I., Hoffman, T., Groeseneken, G. , and Gendt, S. D. 2007. "Line width dependent mobility in high-K - a comparative performance study bet-weenfusi and tin." In proceeding of International Symposium on VLSI Technology, Systems, and Applications (VLSI-TSA).
  35. Mistry, K., Allen, C., Auth, C., Beattie, B., Bergstrom, D., Bost, M., Brazier, M., Buehler, M., Cappellani, A., Chau, R., Choi, C.-H., Ding, G., Fischer, K., Ghani, T., Grover, R., Han, W., Hanken, D., Hattendorf, M., He, J., Hicks, J., Huessner, R., Ingerly, D., Jain, P., James, R., Jong, L., Joshi, S., Kenyon, C., Kuhn, K., Lee, K., Liu, H., Maiz, J., McIntyre, B., Moon, P., Neirynck, J., Pae, S., Parker, C., Parsons, D., Prasad, C., Pipes, L., Prince, M., Ranade, P., Reynolds, T., Sandford, J., Shifren, L., Sebastian, J., Seiple, J., Simon, D., , and Sivakumar, S. 2007. "A 45nm logic technology with high-K+metal gate transistors, strained silicon, 9 cu interconnect layers, 193nm dry patterning, and 100% pb-free packaging." IEEE International Electron Devices Meeting(IEDM). 247-250.
  36. Trojman, L., Pantisano, L., Dehan, M., Ferain, I., Severi, S., Maes, H. E., and Groeseneken, G. 2009. "Velocity and Mobility Investigation in 1nm-EOT HfSiON on Si (110) and (100) Does the Dielectric Quality Matter?" IEEE Transactions on Electron Devices. 56, 3009-3018.

Most read articles by the same author(s)