Skip to main navigation menu Skip to main content Skip to site footer
ACI Avances en Ciencias e Ingenierías

SECTION C: ENGINEERING

Vol. 4 No. 2 (2012)

Electrical characterization of nano-MOSFETs in SOI technology

DOI
https://doi.org/10.18272/aci.v4i2.107
Submitted
September 29, 2015
Published
2012-12-28

Abstract

This paper reports about the extensive electrical characterization, with low distortion and greater reliability, of MOSFET devices at nanometric scales with ultra thin Fully Depleted (FD) type architecture on Silicon-On-Insulator (SOI) technology to reduce the short channel effects. The parameters of nMOS type devices of 10x1 μm 2 gate dimensions with conventional dielectric (SiON) and alternative high-κ dielectric (HfO2) are compared. The extracted parameters are: equivalent oxide thickness (EOT), threshold voltage (VT) as a function of the SOI body voltage (VB), transconductance (gm), maximum transconductance (gm,max) and its corresponding relation with mobility. The objective is to find if the classic electrical characterization methodology can be applied to the new ultra thin devices overcoming the challenges and physical difficulties imposed by the SOI technology and to demonstrate if the ultra thin devices behavior is similar to conventional MOSFETs. The semiconductor devices analyzed were provided by the IMEC consortium in Belgium and have been characterized in the new nanoelectronics laboratory at Universidad San Francisco de Quito (USFQ) in Ecuador.

viewed = 736 times

References

  1. Sze, S.M.; Kwok, K.N. 2007. "Physics of Semiconductor Devices." Wiley: Hoboken, NJ
  2. Colinge, J., Colinge, C. A. 2005. "Physics of Semiconductor Devices." Kluwer Academic Publishers: New York, NY.
  3. Trojman, L. 2011. "Principio de funcionamiento del mosfet y scaling." Universidad San Francisco de Quito, Disertación. Quito, Ecuador.
  4. Crupi, F. 2012. "Nanodevices for Logic and Memory Applications." Universidad San Francisco de Quito, Disertación. Quito, Ecuador.
  5. Schroeder, D. 2006. "Semiconductor Material and Device Characterization." Wiley: Hoboken, NJ.
  6. Hauser, J. R.; Ahmed, K. 1998. "Characterization of Ultra-Thin Oxides Using Electrical C-V and I-V Measurement." Characterization and Metrology for ULSI Technology. AIP Conf. Proc. 449: 235-239.
  7. Doering R., Nishi, Y. 2008. "Handbook of Semiconductor Manufacturing Technology." CRC Press: Boca Raton, FL.
  8. Takagi, S. 1994. "On the Universality of Inversion Layer Mobility in Si mosfet"™s: Part I - Effects of Substrate Impurity Concentration." IEEE Transactions on Electron Devices 41 (12): 2357-2362.
  9. Ragnarsson, L.A.; Pantisano, L.; Kaushik, V; Saito, S.I.; Shimamoto, Y.; DeGendt. S.; Heyns, M. 2004. "The impact of Sub Monolayers of HFO2 on the Device Performance of High-k Based Transistors [mosfets]." IEEE International Electron Devices Meeting (IEDM). 4.2.1-4.2.4.
  10. Bustamante, J.; Trojman, L. 2012. "Ultra-thin Depleted Silicon on Insulator mosfet: A Simulation Based on COMSOL Multiphysics." Avances en Ciencias e Ingenierías. 4 (1): C42-C45.
  11. Lim, H.K.; Fossum, J. 1983. "Threshold Voltage of Thin-Film Silicon-on-Insulator (SOI) mosfet"™s." IEEE Transactions on Electron Devices. ED-30 (10): 1244-1251.

Most read articles by the same author(s)