TCAD Simulation for ultrathin body and buried oxide fully depleted silicon-on-insulator MOSFET: a comparison between COMSOL and Sentaurus
Portada: Volumen 6 - Número 1
PDF (Spanish)

Keywords

SOI-MOSFET
TCAD-simulation
Sentaurus
Poisson"™s equation
driftdiffusion equations

How to Cite

Prócel, L. M., & Trojman, L. (2014). TCAD Simulation for ultrathin body and buried oxide fully depleted silicon-on-insulator MOSFET: a comparison between COMSOL and Sentaurus. ACI Avances en Ciencias E Ingenierías, 6(1). https://doi.org/10.18272/aci.v6i1.163

Share

Downloads

Download data is not yet available.

Societal impact


Abstract

In the present work, we develop a model for simulating an ultrathin body (10nm) and buried oxide (20nm) fully-depleted silicon-on-insulator MOSFET with SiO2 gate oxide (5nm) by using TCAD-Sentaurus software. We performed DC-simulations for studying the behavior of the threshold voltage and the transconductance. Furthermore, AC-simulations were performed for studying the inversion capacitance and the inversion charge. We compare our results with similar simulations carried out in a previous work in which COMSOL-Multiphysics software was used. We have obtained similar results in both works. However, Sentaurus features more interesting details like introducing a more realistic picture of the physical mechanisms of such complex devices.

PDF (Spanish)

References

Cristoloveanu, S. 2001. "Silicon on insulator tecnologhies and devices: from present to future". Solid-State Electronics, 85: 1403.

Cristoloveanu, S.; Ghibaudo, G.; Ouisse, T.; Horiguchi, S.; Ono, Y.; Takahashi, Y.; Murase, K. 2003. "Ultimately Thin Double-Gate SOI MOSFETs". IEEE Transactions on Electron Devices, 50: 830.

Ernst, T.; Tinella, C.; Raynaud, C.; Cristoloveanu, S. 2002. "Fringing fields in sub-0.1μm FD SOI MOSFETs: Optimization of the device architecture". Solid State Electron., 46: 373.

Naveh, Y.; Likharev, K. 2000. "Modeling of 10-nm-scale ballistic MOSFET"™s". IEEE Electron Device Letter, 21: 242.

Bustamante, J.; Trojman, L. 2012. "Ultra-Thin Depleted Silicon on Insulator MOSFET: a simulation based on COMSOL Multiphysics". Avances en Ciencias e Ingenierías, 4: C42.

Procel, L.; Moreno, J.; Crupi, F.; Trojman, L. 2013. "Mobility extraction in ultrathin, body buried oxide and fully depleted silicon-on-insulator MOSFET". Avances en Ciencias e Ingenierías, 5: C1.

Sentaurus Manual. 2013. "Sentarus Device, Using Guide".

Sentaurus Manual. 2013. "Sentarus Structure Editor, Using Guide".

Klaasen, D. 1992. "A Unified Mobility Model for Device Simulation I. Model, Equations and Concentration Dependence". Solid-State Electronics, 35: 953.

Lombardi, C.; Manzini, S.; Saporito, A.; Vanzi, M. 1988. "A physically based mobility model for numerical simulation of nonplanar devices". IEEE Transaction on Computer-Aided Design, 7: 1164.

Reggiani, S.; Valdinoci, M.; Colalongo, L.; Rudan, M.; Baccarani, G.; Stricker, A.; Illien, F.; Felber, N.; Fichtner, W.; Zullino, L. 1997. "Electron and hole mobility in silicon at large operating temperatures. Part I. Bulk mobility". IEEE Transactions on Electron Devices, 44: 1529.

Ohata, A.; Cass, M.; Cristoloveanu, S. 2007. "Front and back-channel mobility in ultrathin SOI-MOSFETs by front-gate split CV method". Solid State Electronics: 5484-5492.

Hyung-Kyu, L.; Fossum, J. 1983. "Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFETs". IEEE Transactions on Electron Devices, 30: 1244.

Liou, J.; Cerdeira, A.; Estrada, M.; Yue, Y.; Ortiz-Conde, A.; Garcia, F. 2002. "A review of recent MOSFET threshold voltage extraction methods". Microelectronics Reliability, 42: 583.

Colinge, J. 1985. "Transconductance of silicon-on-insulator (SOI) MOSFETs". IEEE Electron Device Letters.

Creative Commons License

This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 3.0 Unported License.